Loading...
Proceedings of
International Conference On Advances In Electronics, Electrical And Computer Science Engineering EEC 2012
"DESIGN AND SIMULATION OF HIGH LEVEL LOW POWER 7T SRAM CELL USING VARIOUS PROCESS & CIRCUIT TECHNIQUE"
B.N. GUPTA
S.K. DWIVEDI
SACHIN DUBEY
DOI
10.15224/978-981-07-2950-9-9419
Pages
93 - 99
Authors
3
ISBN
978-981-07-2950-9
Abstract: “Low power memory is required today most priority with also high stability. The power is most important factor for today technology so the power reduction for one cell is vital role in memory design techniques. In this paper we introduced some design circuit techniques for low power design. Leakage current in standby mode is the major part of power loss. We concentrate on the technique that to reduced the leakage current in standby mode.”
Keywords: CMOS, SRAM, Threshold Voltage, Circuit techniques, Process Technique